

Figure 14:
GX Packet Format (n=1)




Figure 15: Transmit Processor (n=8)TX Clock In TX Data 362 360 - 364 **-366** X10 -368 Clock **X1** 64 Gen -370 TRANSMIT BUFFER/CONTROLLER H.... H. H. H. H. C D C C D C D C D C D D C D C إإ 8 **18 ∤**8 8 8 18 372a ANE LANE LANE ANE LANE LANE LANE LANE C Hand Hand 8B/10B 8B/10B 8B/10B 8B/10B ENCDR 8B/10B ENCDR 8B/10B 8B/10B 8B/10B ENCDR ENCDR ENCDR **ENCDR** ENCDR ENCDR , i 378a 378bJ 378cノ 378d기 378eノ 378fノ 378g기 378hノ 380a 10 10 10 10 10 10 10 10 376 384 TX SER TX SER TX TX TX SER TX TX TX SER SER SER SER SER 386a) 386b^J 386cノ 386dJ 386eノ 386fノ 386gノ 386hノ 388b₂ 388c-388d₂ 388e₂ 388g_{\(\)} 388f ¬ 388h-LANE LANE LANE **LANE** LANE LANE **LANE** LANE 0 2 3 5

Figure 16:
Transmit Processor (n=4)




Figure 17a: 8B/10B Encoder




Figure 17b: 8B/10B Encoder

	8B Input (Ctrl Input 10B Output	
440	START	CTRL	Start
442	8B_Data	DATA	10B_Data
444	END	CTRL	End
446	IDLE-EVEN	CTRL	Even_ldle
448	IDLE-ODD	CTRL	Odd_ldle
449	IDLE-EVEN_BUSY	CTRL	Even_Idle_Busy
450	IDLE-ODD_BUSY	CTRL	Odd_Idle_Busy

Figure 18:
Receive Processor (n=8)




Figure 19: Receive Processor (n=4)




Figure 20a: 10B/8B Decoder




Figure 20b: 10B/8B Decoder

	10B Input	8B Output	Ctrl Out	put
470	Start	START	CTRL	
472	10B_Data	8B_Data	DATA	
474	End	END	CTRL	
476	Even_ldle	IDLE-EVEN	CTRL	
478	Odd_ldle	IDLE-ODD	CTRL	
480	Even_Idle_Busy	IDLE-EVEN-BUSY	CTRL	
482	Odd_ldle_Busy	IDLE-ODD-BUSY	CTRL	